

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/803,084	03/08/2001	Thomas P. Glenn	G0049	8517	
7590 05/14/2004			EXAMINER	INER	
Serge J. Hodgson			WILLIAMS, ALEXANDER O		
Gunnison, Mckay & Hodgson, L.L.P. 1900 Garden Road, Suite 220			ART UNIT	PAPER NUMBER	
Monterey, CA			2826		
			DATE MAILED: 05/14/2004	ı	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	
Office Action Summan		09/803,084	GLENN ET AL	
	Office Action Summary	Examiner	Art Unit	
		Alexander O Williams	2826	pw
Period fo	The MAILING DATE of this communication ap or Reply	opears on the cover sheet with th	e correspondence addre	ess
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REP! MAILING DATE OF THIS COMMUNICATION mailtains of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. The period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period reply within the set or extended period for reply will, by staturely received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	.136(a). In no event, however, may a reply be ply within the statutory minimum of thirty (30) of I will apply and will expire SIX (6) MONTHS fr te, cause the application to become ABANDO	e timely filed days will be considered timely. om the mailing date of this comm NED (35 U.S.C. § 133).	nunication.
Status				
1)🖂	Responsive to communication(s) filed on 27 I	February 2004.		
2a) <u></u> □	This action is FINAL . 2b)⊠ Thi	is action is non-final.		
3)	Since this application is in condition for allowa	ance except for formal matters, _l	prosecution as to the m	nerits is
	closed in accordance with the practice under	Ex parte Quayle, 1935 C.D. 11,	453 O.G. 213.	,
Dispositi	ion of Claims			
4)⊠	Claim(s) 1 to 15, 23 to 25 and 30 to 41 is/are	pending in the application.		
	4a) Of the above claim(s) is/are withdra	awn from consideration.		
5) 🗌	Claim(s) is/are allowed.			
	Claim(s) <u>1 to 15, 23 to 25 and 30 to 41</u> is/are	rejected.		
· -	Claim(s) is/are objected to.			./
8)	Claim(s) are subject to restriction and/	or election requirement.		*
Applicati	ion Papers			
9)[The specification is objected to by the Examin	er.		
10)	The drawing(s) filed on is/are: a)☐ ac	cepted or b) objected to by th	e Examiner.	
	Applicant may not request that any objection to the	e drawing(s) be held in abeyance. S	See 37 CFR 1.85(a).	
			-	• •
11)	The oath or declaration is objected to by the E	xaminer. Note the attached Offi	ce Action or form PTO-	-152.
Priority ι	ınder 35 U.S.C. § 119			
_	☐ All b)☐ Some * c)☐ None of:	-	(a)-(d) or (f).	
			al'a a Nia	
				200
	-		ived iii tiiis ivationai Sta	aye
* 5		• • • • • • • • • • • • • • • • • • • •	ived.	
	•			
Λ#aab	Wa)			
Attachment 1) Notic	t(s) e of References Cited (PTO-892)	2b)⊠ This action is non-final. in condition for allowance except for formal matters, prosecution as to the merits is the the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. 15 and 30 to 41 is/are pending in the application. is/are withdrawn from consideration. is/are rejected. is/are rejected. is/are a)		
2) 🔲 Notic	e of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail	Date	
	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 r No(s)/Mail Date		I Patent Application (PTO-15	52)

Application/Control Number: 09/803,084

Art Unit: 2826

Serial Number: 09/803084 Attorney's Docket #: G0049

Filing Date: 3/8/2001;

Applicant: Glenn et al.

Examiner: Alexander Williams

Page 2

Applicant's Amendment filed 2/27/04 has been acknowledged.

Claims 16 to 22 and 26 to 29 have been canceled.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains.

Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1 to 15, 23 to 25 and 30 to 41 are rejected under 35 U.S.C. § 103(a) as being unpatentable Choo et al. (U.S. Patent # 6,407,360).

1. Choo et al. (figures 1 to 37) specifically figures 5 and 20 show a wafer 100 comprising: a first surface (top of 100); a second surface (bottom of 100); a first scribe line 120a coupled to said first surface, said first scribe line extending in a first direction; a second scribe line 120b coupled to said first surface, said second scribe line extending in a second direction perpendicular to said first direction; and a first alignment

Art Unit: 2826

mark (127, see figure 20) formed at an intersection of said first scribe line and said second scribe line. Choo et al. fail to explicitly show said first alignment mark extending from said first surface to said second surface. However, Choo et al. does discloses before cutting the wafer, pre-cut grooves at the start edge, end edge, or cross point of a marked cutting line to selected depth (see figure 5 and column 6, lines 54-58 and column 7, lines 9-18).

- 2. The wafer of Claim 1, Choo et al. further comprising a scribe grid (intersection of 120a and 120b) comprising said first scribe line and said second scribe line.
- 3. The wafer of Claim 2, Choo et al. further comprising electronic components delineated by said scribe grid (see column 6, lines 59-67).
- 4. The wafer of Claim 3, Choo et al.'s electronic components are selected from the group consisting of integrated circuits, micromachine chips and image sensor chips (see column 6, lines 59-67).
- 5. The wafer of Claim 3, Choo et al.'s electronic components comprise bond pads coupled to said first surface (inherit).
- 6. The wafer of Claim 3, Choo et al.'s electronic components comprise active areas coupled to said first surface (inherit).
- 7. The wafer of Claim 1, Choo et al. further comprising a flat extending in said second direction.
- 8. The wafer of Claim 1, Choo et al.'s first scribe line delineates a first electronic component from a second electronic component (see column 6, lines 59-67).
- 9. The wafer of Claim 8, Choo et al.'s second scribe line delineates said second electronic component from a third electronic component (see column 6, lines 59-67).
- 10. The wafer of Claim 1, Choo et al.'s first alignment mark is an aperture (see figures 20, and column 6, lines 54-58 and column 7, lines 9-18).
- 11. The wafer of Claim 1, Choo et al. further comprising a first plurality of alignment marks (intersections of 120a and 120b) comprising said first alignment mark, said first plurality of alignment marks extending from said first surface to said second surface.
- 12. The wafer of Claim 11, Choo et al.'s first plurality of alignment marks (intersections of 120a and 120b) are aligned with said first scribe line.
- 13. The wafer of Claim 12, Choo et al. further comprising a second plurality of alignment marks (intersections of 120a and 120b) aligned with a third scribe line coupled to said first surface and extending in said second direction.
- 14. The wafer of Claim 11, Choo et al.'s first plurality of alignment marks (intersections of 120a and 120b) define a first line, said first line being aligned with said first scribe line.
- 15. The wafer of Claim 14, Choo et al. further comprising a second plurality of alignment marks (intersections of 120a and 120b) defining a second line, said second line being aligned with a third scribe line coupled to said first surface and extending in said second direction.
- 23. Choo et al. (figures 1 to 37) specifically figures 5 and 20 show a wafer 100 comprising: a first surface (top of 100); a second surface (bottom of 100); a scribe grid (120a,120b) coupled to said first surface; and a plurality of alignment marks 127 (intersection of 120a and 120b). Choo et al. fail to explicitly show a plurality of

Application/Control Number: 09/803,084

Art Unit: 2826

alignment marks extending from said first surface to said second surface, said plurality of alignment marks having a positional relationship to said scribe grid. However, Choo et al. does discloses before cutting the wafer, **pre-cut grooves** at the start edge, end edge, or **cross point of a marked cutting line to selected depth (see figure 5 and column 6, lines 54-58 and column 7, lines 9-18)**.

- 24. The wafer of Claim 23, Choo et al.'s scribe grid comprises a horizontal scribe line **120a**, a first set of said plurality of alignment marks **127** being aligned with said horizontal scribe line.
- 25. The wafer of Claim 24, Choo et al.'s scribe grid comprises a vertical scribe line **120b**, a second set of said plurality of alignment marks **127** being aligned with said vertical scribe line.
- 32. The wafer of Claim 23, Choo et al. further comprising electronic components delineated by said scribe grid (see column 6, lines 59-67).
- 33. The wafer of Claim 32, Choo et al.'s electronic components are selected from the group consisting of integrated circuits, micromachine chips and image sensor chips (see column 6, lines 59-67).
- 34. The wafer of Claim 32, Choo et al.'s electronic components comprise bond pads coupled to said first surface (inherit).
- 35. The wafer of Claim 32, Choo et al.'s electronic components comprise active areas coupled to said first surface (inherit).
- 36. The wafer of Claim 25, Choo et al.'s vertical scribe line **120b** extends in a first direction and wherein said horizontal scribe line **120a** extends in a second direction, said wafer further comprising a flat extending in said second direction.
- 37. Choo et al. (figures 1 to 37) specifically figures 5 and 20 show a wafer 100 comprising: a front-side surface (top surface of 100); a back-side surface (bottom surface of 100); a first scribe line 120a,120b coupled to said front-side surface; and a first back-side alignment mark (127, see figure 20). Choo et al. fail to explicitly show a first back-side alignment mark extending from said front-side surface to said back-side surface, said first backside alignment mark being formed along said first scribe line. However, Choo et al. does discloses before cutting the wafer, pre-cut grooves at the start edge, end edge, or cross point of a marked cutting line to selected depth (see figure 5 and column 6, lines 54-58 and column 7, lines 9-18).
- 38. The wafer of Claim 37, Choo et al. further comprising a plurality of back-side alignment marks extending from said front-side surface to said back-side surface, said plurality of back-side alignment marks comprising said first back-side alignment mark (Choo et al. does discloses before cutting the wafer, **pre-cut grooves** at the start edge, end edge, or **cross point of a marked cutting line to selected depth (see figure 5 and column 6, lines 54-58 and column 7, lines 9-18)**.
- 39. The wafer of Claim 38, Choo et al. plurality of back-side alignment marks 127 have a positional relationship to said first scribe line (Choo et al. does discloses before cutting the wafer, pre-cut grooves at the start edge, end edge, or cross point of a marked cutting line to selected depth (see figure 5 and column 6, lines 54-58 and column 7, lines 9-18).

Art Unit: 2826

40. Choo et al. (figures 1 to 37) specifically figures 5 and 20 show a wafer 110 comprising: a first surface (top surface of 100); a second surface (bottom surface of 100); a scribe line 120a,120b coupled to said first surface; and a means (intersection of 120a and 120b at 127). Choo et al. Fail to explicitly show a means for determining a position of said scribe line from said second surface, said means for determining extending through said wafer from said first surface to said second surface. However, Choo et al. does discloses before cutting the wafer, pre-cut grooves at the start edge, end edge, or cross point of a marked cutting line to selected depth (see figure 5 and column 6, lines 54-58 and column 7, lines 9-18).

Therefore, it would be obvious to one of ordinary skill in the art at the time of the invention to use the teaching of Choo et al.'s depth of groove in a alignment mark to be a hole from a first surface to a second surface for the purpose of providing alignment mark for other procedures can be completed accurately for the completion of making a device.

Initially, and with respect to claims 30 and 31, note that a "product by process" claim is directed to the product per se, no matter how actually made, In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); In re Fitzgerald, 205 USPQ 594, 596 (CCPA); In re Marosi et al., 218 USPQ 289 (CAFC); and most recently, In re Thorpe et al., 227 USPQ 964 (CAFC, 1985) all of which make it clear that it is the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that, as here, an old or obvious product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Note that Applicant has burden of proof in such cases as the above case law makes clear.

As to the grounds of rejection under section 103, see MPEP § 2113.

Response

Applicant's arguments filed 2/27/04 have been fully considered, but are moot in view of the new grounds of rejections detailed above.

The following references are cited as of interest to this application, but not applied at this time.

Application/Control Number: 09/803,084

Art Unit: 2826

Field of Search	Date
U.S. Class and subclass:	6/29/03
257/797,620,618,226,59,72,644,650	11/19/03
	5/7/04
Other Documentation:	6/29/03
foreign patents and literature in	11/19/03
257/797,620,618,226,59,72,644,650	5/7/04
Electronic data base(s):	6/29/03
U.S. Patents EAST	11/19/03
•	5/7/04

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alexander O Williams whose telephone number is (571) 272 1924. The examiner can normally be reached on M-F 6:30-7:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (571) 272 1915. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AOW 5/7/04

Alexander Williams
Primary Examiner